SW/HW Solutions for thread interconnection on a NOC CMP
نویسنده
چکیده
Inter-thread communication is expected to be inefficient on network-on-chip based chipmultiprocessors. This is because thread communication is done through memory, and in turn through the cache. This paper reviews solutions for thread communication which are applied to the hardware / software interface. Two solutions create new means of communication between threads that are more appropriate for that purpose than cached memory lines. Another option is allowing the OS to manage the cache, speeding up communication between close threads. A new architecture is suggested which allows the OS to manage the directory entries on CMPs using private-caches.
منابع مشابه
FPGA Prototyping and Design Evaluation of a NoC-Based MPSoC
Chip communication architectures become an important element that is critical to control when designing a complex MultiProcessor System-on-Chip (MPSoC). This led to the emergence of new interconnection architectures, like Network-on-Chip (NoC). NoCs have been proven to be a promising solution to the concerns of MPSoCs in terms of data parallelism. Field-Programmable Gate Arrays (FPGA) has some ...
متن کاملNoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and largely alleviate the limitations of bus-based solutions. NoCs can have regular or ad hoc topologies, and functional validation is essential to assess their correctness and performance. In this paper, we prese...
متن کاملDesign and Performance Evaluation of Network-on-Chip Communication Protocols and Architectures
The scale down of transistor technology allows microelectronics manufacturers to build always more sophisticated systems on a single microchip. The classical interconnection solutions based on shared buses or direct connections between the modules of the chip are quickly becoming obsolete as they struggle to sustain the tight bandwidth and latency constraints that the modern embedded systems de...
متن کاملCentralized Adaptive Source-Routing for Networks-on-Chip as HW/SW-Solution with Cluster-based Workload Isolation
The growing number of applications and processing units in modern MPSoCs comes along with dynamic and diverse workload characteristics at runtime. Thus, the communication infrastructure, e.g., Networks-on-Chip (NoC), operation on time dependent dynamic traffic loads makes adaptive congestion and load management indispensable. This paper introduces a centralized adaptive path management for obli...
متن کاملeEPC: an EPCglobal-compliant Embedded Architecture for RFID-based Solutions
Radio Frequency Identification (RFID) technology has a lot of potential to improve visibility across the supply chain and automate the business processes. This paper describes an EPCglobal-compliant embedded architecture, called eEPC, aiming at providing RFID-based solutions for networked embedded systems. The design issues related to the EPCglobal architecture porting on the embedded systems f...
متن کامل